Chip Design For Submicron VLSI: CMOS Layout And Simulation Uyemura, John P
Material type:
TextPublication details: THOMSON LEARNING 2007 Description: includes cdSubject(s): ElectronicsDDC classification: 621.395
| Item type | Current library | Call number | Status | Date due | Barcode | |
|---|---|---|---|---|---|---|
Books
|
AVIT Central Library | 621.395 UYE-C (Browse shelf(Opens below)) | Available | 20413 |
Browsing AVIT Central Library shelves Close shelf browser (Hides shelf browser)
| 621.395 TOC-D DIGITAL SYSTEMS : PRINCIPLES AND APPLICATIONS | 621.395 TOC-D DIGITAL SYSTEMS : PRINCIPLES AND APPLICATIONS | 621.395 TOC-D DIGITAL SYSTEMS : PRINCIPLES AND APPLICATIONS | 621.395 UYE-C Chip Design For Submicron VLSI: CMOS Layout And Simulation | 621.395 UYE-I Introduction To VLSI Circuits And Systems | 621.395 UYE-I Introduction To VLSI Circuits And Systems | 621.395 UYE-I Introduction To VLSI Circuits And Systems |
There are no comments on this title.
Log in to your account to post a comment.